

REMARKS

Applicant submits a Petition and Fee for Two Months Extension of Time.

Claims 1-20 are all the claims presently pending in the application. Claim 1 has been amended to more particularly define the invention. Claims 13-20 have been added to claim additional features of the invention.

It is noted that the claim amendments are made only for more particularly pointing out the invention, and not for distinguishing the invention over the prior art, narrowing the claims or for any statutory requirements of patentability. Further, Applicant specifically states that no amendment to any claim herein should be construed as a disclaimer of any interest in or right to an equivalent of any element or feature of the amended claim.

Claims 1-5 and 7-11 stand rejected under 35 U.S.C. § 102(e) as being anticipated by Kudo, et al. (U.S. Patent Application Publication No. US 2002/0186230 A1). Claims 6 and 12 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over Kudo, et al., as applied to claim 1 above, and further in view of Kajihara, et al., (U.S. Patent Application Publication No. US 2002/0050970 A1).

These rejections respectfully are traversed in the following discussion.

I. THE CLAIMED INVENTION

Claim 1 recites a gamma correcting circuit having a gamma correction resistor circuit in which n reference-voltage output terminal groups are provided at nodes between resistor elements. Each of the n reference-voltage output terminal groups includes a maximum of u reference-voltage output terminal candidates. In addition, the gamma correcting circuit recited in claim 1 includes a gamma correction adjusting circuit having n gamma characteristic adjusting units in association with the n reference voltage output terminal groups. Each of the gamma characteristic adjusting units selects one of a maximum v basic voltages supplied from the basic voltage generating circuit as a reference voltage and selects an output terminal for the selected reference voltage from the maximum of u reference voltage candidates included in the associated one of the n reference-voltage output terminal groups. Each of n, u, and v is an integer valued greater than 1.

II. THE PRIOR ART REJECTIONS

A. The Kudo et al. Reference

The Examiner alleges that Kudo et al. teaches the claimed invention. Applicant submits, however, that there are elements of the claimed invention which are neither taught nor suggested by Kudo et al.

Kudo et al. discloses a display driving circuit in which selector circuits SEL each have a single output. The Office action equates each SEL single output to the recited n reference-voltage output terminal groups, in which each of the n groups includes u reference-voltage output terminal candidates. The Office action urges that $n = u$ (which equal one). Applicant notes, however, that n and u , which refer to “groups” and “candidates,” are plural integers and have been defined as such.

Thus, there are elements of the claimed invention that are not taught or suggested by Kudo et al. Therefore, the Examiner is respectfully requested to withdraw this rejection.

B. The Kajihara et al. Reference

The Examiner alleges that Kajihara et al. would have been combined with Kudo et al. to form the inventions of claims 6 and 12. Applicant submits, however, that these references would not have been combined and even if combined, the combination would not teach or suggest each and every element of the claimed invention.

Claims 6 and 12 depend from claim 1, which is allowable over Kudo et al. as set forth above. Kajihara et al. has not been cited against independent claim 1, and in any event would not provide the motivation needed for one of skill in the art to modify the teachings of Kudo et al. to form the invention recited in claim 1. Applicant submits, further, that these references would not have been combined and even if combined, the combination would not teach or suggest each and every element of the claimed invention.

II. FORMAL MATTERS AND CONCLUSION

Applicant notes that claim 1 has been amended as required to address the objections raised in the Office action against claims 1, 3, and 5-6.

In view of the foregoing, Applicant submits that claims 1-20, all the claims presently pending in the application, are patentably distinct over the prior art of record and are in condition for allowance. The Examiner is respectfully requested to pass the above application

Serial No. 10/665,471
Docket No. 03FN021US1

10


to issue at the earliest possible time.

Should the Examiner find the application to be other than in condition for allowance, the Examiner is requested to contact the undersigned at the local telephone number listed below to discuss any other changes deemed necessary in a telephonic or personal interview.

The Commissioner is hereby authorized to charge any deficiency in fees or to credit any overpayment in fees to Attorney's Deposit Account No. 50-0481.

Date: 31 Aug 2006

Respectfully Submitted,


Peter F. McGee, Esq.
Registration No. 35,947

Sean M. McGinn, Esq.
Registration No. 34,386

McGinn Intellectual Property Law Group, PLLC
8321 Old Courthouse Road, Suite 200
Vienna, VA 22182-3817
(703) 761-4100
Customer No. 21254